Reconfigurable Digital multiple beam forming with planar phased array RADAR on FPGA

نویسنده

  • Mrs.D. Kavitha
چکیده

Beam forming is a signal processing technique used in antenna arrays for directional signal transmission or reception. Phased array radar is very important in modern radar development, and multiple digital beams forming technology is the most significant technology in phased array radar. Digital multiple beam forming on each antenna element about large phased array radar is impossible in processor based digital processing units, because it needs simultaneous processing many A/D channels.In this project we resolve this problem by using a multi array based beam forming technique with multiplexed signal processing unit on FPGA. The conventional technique of completely duplicated hardware and also dynamic reconfiguration does not yield the real time parallel beam processing. The proposed technique employs multiplexed signal processing unit which is time shared for various beam formers. This technique provides simultaneous beams without any compromise on functionality. The scope of the work includes the VHDL modeling of 16 element phased array antenna system and RTL implementation of complex NCO, digital mixer, low pass filter, multiplexers, demultiplexers, ROM for coefficient storage and Multiplier unit. The VHDL simulation of all these blocks shall demonstrate the beam formation for multiple beams. Simulated antenna outputs are used to test the developed beam former. The design is functionally verified by simulating the code in ModelSim from Mentor Graphics. The FPGA synthesis is done using Xilinx ISE tool. The synthesis results of ISE are analyzed for timing and area. The hardware output i.e FPGA output shows on Chipscope pro analyzer.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

High Resolution Timing Vector for FPGA Implementation of a Phased Array DBF

Efficient digital phased array beams require a high resolution timing vector. The timing coefficients cause speed bottleneck for FPGA implementation of beam forming in the HF frequency range. In this paper we present polyphase interpolator to overcome the speed limitation of FPGA implementation of digital beamforming (DBF) for ionospheric radar. The radar requires a constant phasing vector to s...

متن کامل

Quantization Analysis for Reconfigurable Phased Array Beamforming

In reconfigurable phased array radars beamforming is performed in the digital domain. Digital implementation can be carried out using finite precision and infinite precision representation of the phased array signal. We consider finite precision representation, since it takes considerably less implementation resources compared with the infinite case. In this paper we analyze quantization effect...

متن کامل

MEMS for High - Frequency Applications

In this paper, we reviewed some of the microelectromechanical system (MEMS) research efforts for high frequency applications. The efforts can be generally divided into two areas: planar reconfigurable transceivers and phased arrays using MEMS devices. For the planar transceivers, the interest is in demonstration of RF MEMS devices with a focus on integration issues including architectures and f...

متن کامل

Novel Method of Realization of Scalable VLSI Adaptive Digital Beamforming Architecture for Phased Array Radar

This This paper describes a novel method for the hardware Design and realization of adaptive filter for the application of Adaptive Digital beam former suitable for FPGAs. The planar phased array configuration considered in this case is sixteen element array. Design approach followed is modular design and each one of the modules is reused to make the sixteen element planar array configuration. ...

متن کامل

Adaptive VLSI Architecture of Beam Former for Active Phased Array Radar

This paper describes architecture for a digital beam former developed for 16 element phased array radar. The digital beam former architecture includes the complex operations such as down conversion which is done in parallel for the signal coming from each of the antenna elements and the filtering. A high performance FPGA is employed to perform these operations. An echo signal of 5 MHz riding on...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2014